• Home Page
  • Sample Page
Technion
Technion
  • Overview
  • People
    • Academic staff
    • Lab staff
    • Supervisor
    • PHD Student
    • MSC Student
    • Assistant
  • Research
    • Advanced Processor Architectures
    • Energy Efficient Architectures
    • TMOS Imagers
    • Digital RF design
  • Projects
    • New Projects Proposals
    • Projects Proposals Taken
    • Manuals
    • Project Procedures
    • Projects Awards
    • Projects Archive
  • Experiments
    • All Experiments
    • Digital VLSI Lab 0450111
    • Analog VLSI Lab 0450110
    • Analog VLSI Design
    • Backend Design (Synthesis and Physical Design) of VLSI Circuits
    • UVM Verification of VLSI Digital Designs
    • Introduction to Basic Analog Circuits and Characterization of Fabricated Circuits
    • Hardware Accelerator for Machine Learning in SystemVerilog (98)
  • Publications
  • Events
    • All Events
    • Seminars
    • Conferences
  • Administration
    • Useful Links
  • רישום למעבדה
    • רישום לפרויקט
    • חשבון קורס 046265 – סמסטר חורף
    • חשבון קורס 046237 – סמסטר חורף
    • חשבון קורס 046187 – סמסטר חורף
    • חשבון קורס 046918 – סמסטר אביב
    • חשבון קורס 046230 – סמסטר אביב
    • חשבון קורס 046903 – סמסטר אביב
    • חשבון קורס 046237 – סמסטר אביב
    • חשבון קורס 046188 – סמסטר אביב
    • חשבון קורס 046006 – סמסטר אביב
  • התחברות למעבדה מרחוק
    • הסבר ראשוני
    • התחברות לרשת הטכניון
    • MobaXterm
    • VNC
    • VDI
    • עזרה

Memristors

  • Convolutional Deep Belief Nets Based on Memristive Devices

    Project description: Deep neural networks can be extraordinarily accelerated by using memristive devices as synaptic connections. However, traditionally, the deep neural networks utilize the error backpropagation algorithms, which face some issues when the networks are implemented in hardware based on memristive devices: i) complex peripheral circuits with expensive ADCs and DACs and memory back for intermediate layer states; ii) lack of efficient online training methods. We recently developed an efficient...
    Categories: 236381 | 236503 | Machine Learning | Memristors | Software
  • Novel Synthesis and Mapping of RRAM-based Stateful Logic on 3D RRAM

    Background: Computing-in-memory (CiM) has been a potential solution to break the memory wall and energy wall brought by the conventional computer architecture that separates the computing units and memory units. RRAM-based stateful logic is a kind of CiM that could implement any function in RRAM crossbar array. There are some efficient synthesis and mapping methods for 2D RRAM crossbar array. 3D RRAM crossbar arrays are denser and can support stateful...
    Categories: 236381 | 236503 | Memories | Memristors | Microprocessors
  • GUI Implementation and New Features for Bitlet

    The Bitlet model is a new an analytical, parameterized,  modeling tool, developed in the ASIC2 lab. The Bitlet model can be used to estimate the performance and the power of a PIM-based system and thereby assess the affinity of workloads for PIM as opposed to traditional computing.In order to make Bitlet more beneficial, it has to be made more accessible to users by equipping it with new features and interactive graphical...
    Categories: 236503 | General | Memories | Memristors | Memristors | Software
  • Memristor-based Multi-Band RF Power Amplifiers

    In this project a tunable power amplification stage will be designed and evaluated. Both stabilization techniques and matching networks will be implemented by memristor-based circuits. The project is based on advanced research. The implementation will be done in Virtuoso and/or ADS.
    Categories: Analog | Memristors | RF
  • Thermoelectrical Model of Phase-Change RF Switches

    In this project, a thermoelectrical model of the indirectly heated four-terminal PCM RF switch will be developed and verified against experimental data. This model will be useful to accurately predict the behavior of these devices and to simulate large circuits with small computational power.
    Categories: Analog | ElectroMagnetic/Heat/Mechanical and Device Simulations | Memristors | Memristors | RF
  • Reconfigurable Voltage-Controlled Oscillator using Memristors

    The growing demand to connect the world is pushing wireless systems to be smaller than ever. This is part of the increasing move to a data driven world with billions of connected devices in the era of the Internet of Things (IoT) and space and energy are critical design criteria. Traditionally, miniaturization was possible owing to a focus in a single frequency and a single communication protocol. However, the real...
    Categories: Analog | Memristors | RFIC and Mixed Signal
  • High Precision Differential Sense Amplifier for Resistive Memories

    The project includes the simulation of the circuit both as a stand-alone and when connected to a memristor crossbar array. The simulations will include noise and parameter variations. The main tool for design and simulation is Cadence Virtuoso.
    Categories: Analog | Memristors
    Tags: 3827

VLSI

Designing the future

VLSI Project Categories

  • 236381
  • 236503
  • Analog
    • ElectroMagnetic/Heat/Mechanical and Device Simulations
    • General
    • Memristors
    • RFIC and Mixed Signal
  • Computer Architecture
  • Computer Vision
  • Digital
    • Backend Design
    • Communication Chips
    • Encryption
    • General
    • Memories
    • Microprocessors
    • Multimedia and Signal Processors
  • Electromagnetic Simulations
  • Machine Learning
  • Memristors
  • RF
  • Software
  • Verification
  • VLSI Lab

    • Accessibility Statement
    VLSI Lab - Electrical and Computer Engineering | Technion | Powered byFatfish