The goal of this project is to design and implement an ASIC which includes a 32 channel OFDM transmitter and receiver.
Orthogonal Frequency Division Multiplexing (OFDM) is a Frequency Division Multiplexing (FDM) technique used as a digital multi-carrier modulation method. Instead of using one high speed channel, the data is split into a large number of lower speed channels. Orthogonal sub carriers are used to carry data on several parallel data streams which allows more efficient use of the spectrum compare to regular FDM. Orthogonality of the carriers prevents interference between the closely spaced carriers and provides high bandwidth efficiency.
The generation and modulation of multiple sinusoidal signals which is required by OFDM in hardware is a complex task. Fortunately a clever technique which involves the use of IFFT in the transmitter eliminates the need this.
The goal of this project is to design and implement an ASIC which includes a 32 channel OFDM transmitter and receiver. In the transmitter, the OFDM signal will be generated using the IFFT. In the receiver , the FFT will be used to recover the data. Additional techniques will be used to improve the quality of the signal.
The project requirements include learning the algorithm, designing the architecture and implementing it in Systemverilog. The design will then be simulated and synthesized and finally the layout will be generated using automatic layout tools.
The project is based on the following paper :
FPGA Implementation of OFDM Transceiver: Naveen Kumar N., Rohith. S., H Venkatesh Kumar.
Prerequisites: Logic Design
For more information, please contact Goel Samuel Room 711 Mayer Building, tel 4668, email@example.com
To view the VLSI projects classified according to different VLSI areas, see VLSI lab site :